01Waveform Viewing using GTKWave for VCD file visualization
02ASIC Design Flow automation with OpenLane and Docker integration
03Verilog Synthesis using Yosys for FPGA targets
04Verilog Simulation with Icarus Verilog and automated testbench execution
053 GitHub stars
06Layout Viewing in KLayout for physical design inspection