01AXI3/AXI4 and custom bus protocol implementation
02Memory subsystem wiring and abstraction guidance
03Two-phase combinatorial/sequential modeling patterns
04Automated regression testing for RISC-V simulators
050 GitHub stars
06Handshake timing and backpressure validation